An IR-Drop Simulation Principle Oriented to Delay Testing
نویسندگان
چکیده
This paper deals with delay fault simulation of logic circuits in the context of IR-drop induced delay. An original algorithm is proposed allowing to perform a per-cycle delay simulation of the logic Block Under Test (BUT) while taking into account the whole chip IR-drop impact on the simulated block. The simulation is based on a realistic resistive model of the Power Distribution Network (PDN). KeywordsDigital CMOS IC; Test; Power Noise; IR-drop; Simulation.
منابع مشابه
Clock skew verification in the presence of IR-drop in the powerdistribution network
Clocks are perhaps the most important circuits in high-speed digital systems. The design of clock circuitry and the quality of clock signals directly impact the performance of a very large scale integrated chip. Clock skew verification requires high accuracy and is typically performed using circuit simulators. However, in high-performance deep-submicrometer digital circuits, clocks are running ...
متن کاملModelsaz: An Object-Oriented Computer-Aided Modeling Environment
Modeling and simulation of processing plants are widely used in industry. Construction of a mathematical model for a plant is a time-consuming and error-prone task. In light of extensive advancements in computer science (both hardware and software), computers are becoming a necessary instrument in industrial activities. Many software tools for modeling, simulation and optimization of proces...
متن کاملStatic Verification of Test Vectors for IR Drop Failure
ATPG tools generate test vectors assuming zero delay model for logic gates. In reality, however, gates have finite rise and fall delays that are dependent on process, voltage, and temperature variations across different dies on a wafer and within a die. A test engineer must verify the vectors for timing correctness before they are handed off to the product engineer. Currently, validation of tes...
متن کاملPower Supply Network Aware Timing Analysis Using S-parameter In Nanometer Digital Circuits
This paper describes a novel technique to analyze the effects of supply voltage noise on circuit delay for nanometer VLSI circuits. Scattering parameters are used to analyze the power supply noise and to reduce runtime and memory usage. The interconnections of the power grid are modeled by RLC passive elements, constant voltage and time-varying current sources. A fast and accurate MOS modeling ...
متن کاملIR DROP in High - Speed IC Packages
Today’s low-voltage, high-current designs require DC IR drop analysis for off-chip power distribution systems in order to optimize end-to-end voltage margins for every device on the distribution. This article will introduce the basics of IR drop analysis, exemplify the significance of IR drop associated with IC packages and PCBs, and demonstrate typical IR drop simulations for the identificatio...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013